We present measurements of low frequency charge noise and conductance drift in modulation doped GaAs/AlGaAs heterostructures grown by molecular beam epitaxy in which the silicon doping density has been varied from 2.4 × 10 18 cm −3 (critically doped) to 6.0 × 10 18 cm −3 (overdoped).
Semiconductor nanostructures such as quantum dots (QDs) and quantum point contacts (QPCs) are essential building blocks of mesoscopic devices used to realize solid state qubits [1] [2] [3] [4] [5] . Molecular beam epitaxy (MBE) growth is a mature technology for growing extremely pure GaAs/AlGaAs two-dimensional electron gases (2DEGs) with minimal defects.
Nevertheless, devices with metallic Schottky gates fabricated on GaAs/AlGaAs heterostructures often suffer from 1/f-like noise and random telegraph noise (RTN) which degrade device performance and may preclude stable device operation. Low frequency noise is believed to arise from time-dependent fluctuations in the occupation of charge trapping sites in the vicinity of the nanostructure that results in fluctuations of the local electrostatic potential.
The etiology and dynamics of these charge trapping sites are not fully understood.
Prior work on charge noise in laterally gated nanostructures suggests that the charge noise is mainly due to either (1) current leakage through the Schottky barrier [6] [7] [8] [9] or (2) electron hopping within the doping layer 10, 11 . Techniques such as bias cooling 7 and use of global top gates 8 suppress charge noise by shifting the operation point to less negative voltage. These studies suggest leakage from gates plays a significant role in generation of low frequency noise. However, these techniques complicate device operation and do not address the root cause of the phenomena.
A second problem frequently afflicting gated GaAs heterostructures is drift in device conductance over long time scales upon initial cool-down to cryogenic temperatures. This drift makes operating mesoscopic devices difficult, requiring frequent retuning. Conductance drift has not been studied as extensively as short time scale charge noise. In this work, we systematically investigate the relationship between modulation doping density and both low frequency charge noise and drift in device conductance. Both conductance drift and charge noise are shown to depend strongly on the density of silicon doping. We discuss the underlying mechanisms; our results will inform future designs of quiet semiconductor platforms for quantum information research.
In order to study the effect of doping concentration on low frequency charge noise, mod- parameters is given in Table 1 . In Fig. 1 (a) we show the conduction band profile for wafer B simulated using the Nextnano software package 12 . We also show the ionized donor density for wafers A, B, and C. Importantly for our experiments, the doping width is kept constant at 14.5nm for the three wafers A, B and C; only the silicon doping density is varied. As charge transfer to the 2DEG is determined by the constant conduction band offset and setback, an increase in doping density does not significantly change the 2DEG density or the charge transferred to the surface. Rather, the width of the neutral region increases, as is seen by comparing the black, red, and pink traces in Fig. 1 . Wafer A is close to critical doping (meaning that nearly all dopants are positively ionized), while Wafer C is significantly overdoped.
Due to the presence of DX centers, the electrons in this neutral region can be frozen at low temperatures (below 100K) 16, 17 ; no parallel conduction is observed in magnetotransport measurements (not shown).
We utilized QPCs as charge sensors to detect charge noise. QPCs with a nominal width of 300nm were fabricated on all wafers using identical fabrication procedures to compare The top inset shows the first riser in QPC conductance at T = 4.2K, where we operated the devices for noise measurements. At T = 4.2K, the QPC still has very high transconductance on the riser of the first quantized conductance plateau, making it very sensitive to the position of individual charges in the vicinity of the device. We used a two-terminal measurement in which a 200 µV DC voltage bias is applied to the source contact, and drain current is measured with a DL1211 current pre-amplifier; the output is fed to a National Instruments NI-DAQ digitizer.
The most striking observation of our study is the dramatic increase in low frequency noise associated with increased doping density as shown in Fig. 3 . Conductance time traces for QPCs sitting at the first riser of conductance are shown in Fig. 3 We quantify the noise level for each wafer in terms of equivalent gate voltage noise ∆V g , given in Eq. 1 (this represents the voltage noise level applied on the QPC gates that would produce the same conductance fluctuations as caused by the charge noise) 19 . In Eq. 1,
is the power spectral density of current fluctuations through the QPC and S I;BG (f ) is background noise due to noise in our instruments. within the neutral region has a primary impact. The noise level increases due to the increasing width of the neutral region and corresponding increase in available donor states.
We are in essence increasing the final density of states for the tunneling process which leads to enhanced low frequency noise. While this analysis clearly suggests that heterostructures should be minimally doped to reduce low frequency noise, other considerations including formation of low resistance ohmic contact and production of high mobility 2DEGs make determination of optimal doping a subtle optimization problem. 
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The second phenomenon we investigated is drift in conductance over long time scales at fixed gate voltage. A typical conductance time trace upon initial cool down for a QPC sitting on the first riser of conductance plateau is shown in Fig. 5 (a) . Although both negative and positive jumps in conductance occur, the overall trend is that conductance decreases over time at fixed gate bias; equivalently, the operating point of the QPC shifts to less negative voltage over time. We observed this trend for all QPCs cooled with the gates grounded and then energized at T=4.2K. Typically the largest amount of drift occurs within the first 24 hours after initially biasing the QPC at low temperature, after which the conductance starts to saturate.
We quantify the amount of drift exhibited by each sample as the shift in gate voltage required to operate the QPC on the first conductance riser after 24 hours. This quantity is plotted for each wafer in Fig. 5 (b) ; the data is from the same QPCs which were used to characterized noise. As with the RTN, it is clear that the level of QPC drift increases with increasing doping density.
Our data suggests that the drift phenomenon may be understood in the following way.
Applying negative voltage to the surface gates raises the chemical potential at the gate, µ gate , relative to the chemical potential of the 2DEG, µ 2DEG that is connected to ground.
Because the doping layer lies between the gate and the 2DEG, the chemical potential at the doping layer will tend to increase so that it is intermediate between µ gate and µ 2DEG , leading to an increase over time in the average occupation of donor states. Each time an electron tunnels to a donor site near the QPC, the repulsive potential causes a negative jump in the conducatance of the QPC. However, because of the substantial tunneling barrier between the surface and the doping layer, the average occupation of donor sites increases slowly;
the chemical potential at the doping layer slowly rises as electrons tunnel to the available donor states before saturating at a steady-state value. The dynamics and saturation of this long time scale behavior may also be impacted by the complex electric field configuration in the immediate vicinity of the gate edges where the the electric field has both vertical and horizontal components. Additionally, the fact that the drift occurs over time scales much longer than the RTN suggests that drift may involve deep donor levels with a barrier to electron capture 14 , whereas RTN may primarily involve shallow donor d + levels.
We performed an additional experiment to investigate the temperature stability of the charge accumulation associated with the conductance drift phenomenon. A QPC from wafer B was biased on the riser of the first conductance plateau at T = 4.2K for 24 hours; significant conductance drift occurred during this period, consistent with the trend shown in Fig. 5 .
The shift in the conductance vs. gate voltage curve due to drift is shown in Fig. 6 (dashed black line compared to solid black line). The QPC was then swept to zero gate bias, and kept at zero gate bias at T = 4.2K for an additional 24 hour period. Next, the QPC gate bias was again swept to obtain the conductance vs. gate voltage curve (blue line in Fig. 6 ). After being kept at zero bias for 24 hours, the conductance vs. gate voltage curve did not return to the original state before the drift occurred, but remained shifted and closely matched the curve after the drift occurred. This indicates that at T = 4.2K, the accumulated charge that contributes to the conductance drift is frozen; it does not relax after the gate bias is removed. Next, we warmed the QPC to a series of increasingly higher temperatures: 40K, 80K, and 140K. The QPC was kept at zero gate bias and held at each temperature for approximately 20 hours; immediately after this period, the QPC was cooled to T = 4.2K
and its conductance vs. gate voltage characteristics were measured. After warming to 40K, the conductance vs. gate voltage curve shifted to more negative bias (dotted red line), but did not return all the way to its original state before the drift occurred, indicating that a significant fraction, but not all, of the charge accumulated due to drift remained frozen in place at T=40K. After warming to 80K, the conductance curve (dashed red line) shifted to even more negative bias beyond the initial pre-drift curve. We take this as an indication that the majority of donor states that have trapped electrons in the vicinity of the QPC are now thermally depopulated. Warming to 140K resulted in a slight shift in the conductance vs.
gate voltage curve (solid red line). We attribute the small difference in the initial gate sweep 9 at 4.2K and the sweep after warming the sample to T=140K to random rearrangement of donors states as is typically seen in the majority of QPCs upon thermal cycling to room temperature.
-0 . The fact that the charge accumulated in the drift process remains frozen at T = 4.2K after the gate bias is removed indicates that the donor state involved in conductance drift has a barrier to emission. The DX − donor state traps an electron and is known to have a barrier to emission; however, charge in DX − states remain frozen at temperatures below 100K 16, 17 .
The fact that we observe partial thermal depopulation at 40K and full depopulations at 80K suggests that the state responsible for conductance drift is shallower than the DX − state. Evidence for a trap state associated with the Si donors with a smaller barrier to emission than the DX − state was reported in Ref. 20 ; it is plausible that these states could be responsible for the drift we observe.
In conclusion, we unambiguously identified the total number of silicon donors as an important parameter influencing low frequency charge noise and conductance drift in modulation doped GaAs/AlGaAs heterostructures. Our data suggests that electron tunneling to available donor states, especially those in the neutral region, contributes to charge noise and device drift. The comparatively short time scale of the charge noise implies that it primarily involves shallow donor states, while the much longer time scale and the apparent freezing of the charge involved in drift suggests that the drift involves deep donor states.
Modulation doped GaAs/AlGaAs heterostructures should be grown close to critical doping (that is, with no unionized donors) to minimize the number of charge trap sites available. 
